Introduction
As devices shrink to deep submicron or below, the interconnect effects are getting more significant, thus the gates and interconnect had better to be combined and modeled as a single component. Unlike traditional approaches, people concentrated on either CMOS gates [l] individually or transmission lines that are modeled as distributed RLC I2l or RLGC [3] networks. In this paper, the analytical delay model at any positions on DRAM bit lines with any initial voltages in read operation is derived.
The excellent agreement between the new model and the Spice simulation using BSIM3 models is also demonstrated.
The geometry of l-bit dynarnic random access memory (DRAM) cell and the equivalent circuit is iltustrared in Fig.  1 Even though the solution is an infrnite series, the frst exponential term is usually dominated. Thus, only the term of ft=l was used in the following evaluation unless specified. Fig. 2(a) , the final steady state voltages (Vr) are 0.664V and 0.452V for C-L2}IF and240fF, respectivelY.R=33O and 700Q are equivalent to aluminum and polysilicon bit lines" In Fig. 2(b 'tn, G^ r"_-t -'-r I nC )
The coefficients dr and Clsare given below.
tan16* =,l-JC'+c*)6t (3) -(t+crr-crc16*\F; demonstrates the excellent agreement for three initial voltages (Vn) on the bit line. In Fig. 6 , the new model agrees pretty well with the simulation at three locations x=0, I/2 and L for R=1400Q, C=240jF. Since R and C are higher than the normal ranges, the agreement is much better at low voltages if two tenns k=l and 2 we included. 
